Features

- High-performance, Low-power AVR® 8-bit Microcontroller
- RISC Architecture
 - 130 Powerful Instructions Most Single Clock Cycle Execution
 - 32 x 8 General Purpose Working Registers
 - Fully Static Operation
 - Up to 16 MIPS Throughput at 16 MHz
 - On-chip 2-cycle Multiplier
- Nonvolatile Program and Data Memories
 - 8K Bytes of In-System Self-programmable Flash

Endurance: 1,000 Write/Erase Cycles

 Optional Boot Code Section with Independent Lock Bits In-System Programming by On-chip Boot Program True Read-While-Write Operation

- 512 Bytes EEPROM

Endurance: 100,000 Write/Erase Cycles

- 512 Bytes Internal SRAM
- Up to 64K Bytes Optional External Memory Space
- Programming Lock for Software Security
- · Peripheral Features
 - One 8-bit Timer/Counter with Separate Prescaler and Compare Mode
 - One 16-bit Timer/Counter with Separate Prescaler, Compare Mode, and Capture Mode
 - Three PWM Channels
 - Programmable Serial USART
 - Master/Slave SPI Serial Interface
 - Programmable Watchdog Timer with Separate On-chip Oscillator
 - On-chip Analog Comparator
- Special Microcontroller Features
 - Power-on Reset and Programmable Brown-out Detection
 - Internal Calibrated RC Oscillator
 - External and Internal Interrupt Sources
 - Three Sleep Modes: Idle, Power-down and Standby
- I/O and Packages
 - 35 Programmable I/O Lines
 - 40-pin PDIP, 44-lead TQFP, 44-lead PLCC, and 44-pad MLF
- Operating Voltages
 - 2.7 5.5V for ATmega8515L
 - 4.5 5.5V for ATmega8515
- Speed Grades
 - 0 8 MHz for ATmega8515L
 - 0 16 MHz for ATmega8515



8-bit AVR®
Microcontroller with 8K Bytes In-System
Programmable Flash

ATmega8515 ATmega8515L

Preliminary

Summary





Rev. 2512AS-AVR-04/02



Pin Configurations

Figure 1. Pinout ATmega8515






Overview

The ATmega8515 is a low-power CMOS 8-bit microcontroller based on the AVR enhanced RISC architecture. By executing powerful instructions in a single clock cycle, the ATmega8515 achieves throughputs approaching 1 MIPS per MHz allowing the system designer to optimize power consumption versus processing speed.

Block Diagram

Figure 2. Block Diagram







The AVR core combines a rich instruction set with 32 general purpose working registers. All the 32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent registers to be accessed in one single instruction executed in one clock cycle. The resulting architecture is more code efficient while achieving throughputs up to ten times faster than conventional CISC microcontrollers.

The ATmega8515 provides the following features: 8K bytes of In-System Programmable Flash with Read-While-Write capabilities, 512 bytes EEPROM, 512 bytes SRAM, an External memory interface, 35 general purpose I/O lines, 32 general purpose working registers, two flexible Timer/Counters with compare modes, Internal and External interrupts, a Serial Programmable USART, a programmable Watchdog Timer with internal Oscillator, a SPI serial port, and three software selectable power saving modes. The Idle mode stops the CPU while allowing the SRAM, Timer/Counters, SPI port, and Interrupt system to continue functioning. The Power-down mode saves the Register contents but freezes the Oscillator, disabling all other chip functions until the next interrupt or hardware reset. In Standby mode, the crystal/resonator Oscillator is running while the rest of the device is sleeping. This allows very fast start-up combined with low-power consumption.

The device is manufactured using Atmel's high density nonvolatile memory technology. The On-chip ISP Flash allows the program memory to be reprogrammed In-System through an SPI serial interface, by a conventional nonvolatile memory programmer, or by an On-chip Boot program running on the AVR core. The boot program can use any interface to download the application program in the Application Flash memory. Software in the Boot Flash section will continue to run while the Application Flash section is updated, providing true Read-While-Write operation. By combining an 8-bit RISC CPU with In-System Self-programmable Flash on a monolithic chip, the Atmel ATmega8515 is a powerful microcontroller that provides a highly flexible and cost effective solution to many embedded control applications.

The ATmega8515 is supported with a full suite of program and system development tools including: C Compilers, Macro assemblers, Program debugger/simulators, In-circuit Emulators, and Evaluation kits.

Disclaimer

Typical values contained in this data sheet are based on simulations and characterization of other AVR microcontrollers manufactured on the same process technology. Min and Max values will be available after the device is characterized.

AT90S4414/8515 and ATmega8515 Compatibility

The ATmega8515 provides all the features of the AT90S4414/8515. In addition, several new features are added. The ATmega8515 is backward compatible with AT90S4414/8515 in most cases. However, some incompatibilities between the two microcontrollers exist. To solve this problem, an AT90S4414/8515 compatibility mode can be selected by programming the S8515C Fuse. ATmega8515 is 100% pin compatible with AT90S4414/8515, and can replace the AT90S4414/8515 on current printed circuit boards. However, the location of Fuse bits and the electrical characteristics differs between the two devices.

AT90S4414/8515 Compatibility Mode

Programming the S8515C Fuse will change the following functionality:

- The timed sequence for changing the Watchdog Time-out period is disabled. See "Timed Sequences for Changing the Configuration of the Watchdog Timer" on page 50 for details.
- The double buffering of the USART receive registers is disabled. See "AVR USART vs. AVR UART Compatibility" on page 133 for details.
- PORTE(2:1) will be set as output, and PORTE0 will be set as input.

Pin Descriptions

VCC Digital supply voltage.

GND Ground.

Port A is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port A output buffers have symmetrical drive characteristics with both high sink and source capability. When pins PA0 to PA7 are used as inputs and are externally pulled low, they will source current if the internal pull-up resistors are activated. The Port A pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port A also serves the functions of various special features of the ATmega8515 as listed on page 64.

Port B is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port B output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port B pins that are externally pulled low will source current if the pull-up resistors are activated. The Port B pins are tri-stated when a reset condition becomes active, even if the clock is not running.

> Port B also serves the functions of various special features of the ATmega8515 as listed on page 64.

> Port C is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port C output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port C pins that are externally pulled low will source current if the pull-up resistors are activated. The Port C pins are tri-stated when a reset condition becomes active, even if the clock is not running.

> Port D is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port D output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port D pins that are externally pulled low will source current if the pull-up resistors are activated. The Port D pins are tri-stated when a reset condition becomes active, even if the clock is not running.

> Port D also serves the functions of various special features of the ATmega8515 as listed on page 69.

> Port E is an 3-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port E output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port E pins that are externally pulled low will source current if the pull-up resistors are activated. The Port E pins are tri-stated when a reset condition becomes active, even if the clock is not running.

> Port E also serves the functions of various special features of the ATmega8515 as listed on page 71.

> Reset input. A low level on this pin for longer than the minimum pulse length will generate a reset, even if the clock is not running. The minimum pulse length is given in Table 18 on page 43. Shorter pulses are not guaranteed to generate a reset.

> Input to the inverting Oscillator amplifier and input to the internal clock operating circuit.

Output from the inverting Oscillator amplifier.

Port A (PA7..PA0)

Port B (PB7..PB0)

Port C (PC7..PC0)

Port D (PD7..PD0)

Port E(PE2..PE0)

RESET

XTAL1

XTAL2





Register Summary

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Page |
|---|------------------|--|---------------|---------------|--|------------------|---------------|---------------|---------------|------------|
| \$3F (\$5F) | SREG | I | Т | Н | S | V | N | Z | С | 8 |
| \$3E (\$5E) | SPH | SP15 | SP14 | SP13 | SP12 | SP11 | SP10 | SP9 | SP8 | 10 |
| \$3D (\$5D) | SPL | SP7 | SP6 | SP5 | SP4 | SP3 | SP2 | SP1 | SP0 | 10 |
| \$3C (\$5C) | Reserved | | | | | - | | | | |
| \$3B (\$5B) | GICR | INT1 | INT0 | INT2 | - | - | - | IVSEL | IVCE | 54, 75 |
| \$3A (\$5A) | GIFR | INTF1 | INTF0 | INTF2 | - | - | - | - | - | 76 |
| \$39 (\$59) | TIMSK | TOIE1 | OCIE1A | OCIE1B | - | TICIE1 | - | TOIE0 | OCIE0 | 90, 120 |
| \$38 (\$58) | TIFR | TOV1 | OCF1A | OCF1B | - | ICF1 | - | TOV0 | OCF0 | 91, 121 |
| \$37 (\$57) | SPMCR | SPMIE | RWWSB | - | RWWSRE | BLBSET | PGWRT | PGERS | SPMEN | 166 |
| \$36 (\$56) | EMCUCR | SM0 | SRL2 | SRL1 | SRL0 | SRW01 | SRW00 | SRW11 | ISC2 | 27,38,75 |
| \$35 (\$55) | MCUCR | SRE | SRW10 | SE | SM1 | ISC11 | ISC10 | ISC01 | ISC00 | 27,38,74 |
| \$34 (\$54) | MCUCSR | - | - | SM2 | - | WDRF | BORF | EXTRF | PORF | 38,46 |
| \$33 (\$53) | TCCR0 | FOC0 | WGM00 | COM01 | COM00 | WGM01 | CS02 | CS01 | CS00 | 87 |
| \$32 (\$52) | TCNT0 | | | | | nter0 (8 Bits) | | | | 90 |
| \$31 (\$51) | OCR0 | | | | mer/Counter0 Out | · · | Ť | | | 90 |
| \$30 (\$50) | SFIOR | - | XMBK | XMM2 | XMM1 | XMM0 | PUD | - | PSR10 | 29,62,93 |
| \$2F (\$4F) | TCCR1A | COM1A1 | COM1A0 | COM1B1 | COM1B0 | FOC1A | FOC1B | WGM11 | WGM10 | 116 |
| \$2E (\$4E) | TCCR1B | ICNC1 | ICES1 | Time | WGM13 | WGM12 | CS12 | CS11 | CS10 | 118 |
| \$2D (\$4D) \$2C (\$4C) | TCNT1H TCNT1L | | | | er/Counter1 - Cou er/Counter1 - Cou | | · · | | | 119 119 |
| \$2B (\$4B) | OCR1AH | | | | unter1 - Output C | | | | | 120 |
| \$2A (\$4A) | OCR1AL | | | | unter1 - Output C | | | | | 120 |
| \$29 (\$49) | OCR1BH | | | | unter1 - Output C | | | | | 120 |
| \$28 (\$48) | OCR1BL | | | | unter1 - Output C | | <u> </u> | | | 120 |
| \$27 (\$47) | Reserved | | | Timerree | differi Guipar G | - | B Low Byte | | | - |
| \$26 (\$46) | Reserved | | | | | - | | | | - |
| \$25 (\$45) | ICR1H | | | Timer/ | Counter1 - Input 0 | Capture Register | High Byte | | | 120 |
| \$24 (\$44) | ICR1L | Timer/Counter1 - Input Capture Register Low Byte | | | | 120 | | | | |
| \$23 (\$43) | Reserved | | | | · | - | j | | | - |
| \$22 (\$42) | Reserved | | | | | - | | | | - |
| \$21 (\$41) | WDTCR | - | - | - | WDCE | WDE | WDP2 | WDP1 | WDP0 | 48 |
| \$20 ⁽¹⁾ (\$40) ⁽¹⁾ | UBRRH | URSEL | - | - | - | | UBR | R[11:8] | | 155 |
| \$20.7 (\$40).7 | UCSRC | URSEL | UMSEL | UPM1 | UPM0 | USBS | UCSZ1 | UCSZ0 | UCPOL | 153 |
| \$1F (\$3F) | EEARH | - | - | - | - | - | - | - | EEAR8 | 17 |
| \$1E (\$3E) | EEARL | | | | EEPROM Addres | s Register Low B | tyte | | | 17 |
| \$1D (\$3D) | EEDR | | 1 | | EEPROM I | Data Register | | 1 | | 17 |
| \$1C (\$3C) | EECR | - | - | - | - | EERIE | EEMWE | EEWE | EERE | 18 |
| \$1B (\$3B) | PORTA | PORTA7 | PORTA6 | PORTA5 | PORTA4 | PORTA3 | PORTA2 | PORTA1 | PORTA0 | 72 |
| \$1A (\$3A) | DDRA | DDA7 | DDA6 | DDA5 | DDA4 | DDA3 | DDA2 | DDA1 | DDA0 | 72 |
| \$19 (\$39) | PINA | PINA7 | PINA6 | PINA5 | PINA4 | PINA3 | PINA2 | PINA1 | PINA0 | 72 |
| \$18 (\$38) \$17 (\$37) | PORTB | PORTB7 | PORTB6 | PORTB5 | PORTB4 | PORTB3 | PORTB2 | PORTB1 | PORTB0 | 72 72 |
| \$17 (\$37) \$16 (\$36) | DDRB PINB | DDB7 PINB7 | DDB6 PINB6 | DDB5 PINB5 | DDB4 PINB4 | DDB3 PINB3 | DDB2 PINB2 | DDB1 PINB1 | DDB0 PINB0 | 72 |
| \$16 (\$36) \$15 (\$35) | PORTC | PORTC7 | PORTC6 | PORTC5 | PINB4 PORTC4 | PORTC3 | PORTC2 | PORTC1 | PORTC0 | 72 |
| \$13 (\$33) | DDRC | DDC7 | DDC6 | DDC5 | DDC4 | DDC3 | DDC2 | DDC1 | DDC0 | 72 |
| \$13 (\$33) | PINC | PINC7 | PINC6 | PINC5 | PINC4 | PINC3 | PINC2 | PINC1 | PINC0 | 73 |
| \$12 (\$32) | PORTD | PORTD7 | PORTD6 | PORTD5 | PORTD4 | PORTD3 | PORTD2 | PORTD1 | PORTD0 | 73 |
| \$11 (\$31) | DDRD | DDD7 | DDD6 | DDD5 | DDD4 | DDD3 | DDD2 | DDD1 | DDD0 | 73 |
| \$10 (\$30) | PIND | PIND7 | PIND6 | PIND5 | PIND4 | PIND3 | PIND2 | PIND1 | PIND0 | 73 |
| \$0F (\$2F) | SPDR | | - | • | | a Register | • | - | • | 129 |
| \$0E (\$2E) | SPSR | SPIF | WCOL | - | - | - | - | - | SPI2X | 129 |
| \$0D (\$2D) | SPCR | SPIE | SPE | DORD | MSTR | CPOL | CPHA | SPR1 | SPR0 | 127 |
| \$0C (\$2C) | UDR | | | | USART I/O | Data Register | | | | 150 |
| \$0B (\$2B) | UCSRA | RXC | TXC | UDRE | FE | DOR | PE | U2X | MPCM | 151 |
| \$0A (\$2A) | UCSRB | RXCIE | TXCIE | UDRIE | RXEN | TXEN | UCSZ2 | RXB8 | TXB8 | 152 |
| \$09 (\$29) | UBRRL | | 1 | | USART Baud Rat | | ŕ | 1 | | 155 |
| \$08 (\$28) | ACSR | ACD | ACBG | ACO | ACI | ACIE | ACIC | ACIS1 | ACIS0 | 160 |
| \$07 (\$27) | PORTE | - | - | - | - | - | PORTE2 | PORTE1 | PORTE0 | 73 |
| \$06 (\$26) | DDRE | - | - | - | - | - | DDE2 | DDE1 | DDE0 | 73 |
| \$05 (\$25) | PINE | - | - | - | | - | PINE2 | PINE1 | PINE0 | 73 |
| \$04 (\$24) | OSCCAL | LICADT -I- | | | Oscillator Cali | bration Register | | | | 36 |

Notes: 1. Refer to the USART description for details on how to access UBRRH and UCSRC.

2. For compatibility with future devices, reserved bits should be written to zero if accessed. Reserved I/O memory addresses should never be written.

3. Some of the status flags are cleared by writing a logical one to them. Note that the CBI and SBI instructions will operate on all bits in the I/O Register, writing a one back into any flag read as set, thus clearing the flag. The CBI and SBI instructions work with registers \$00 to \$1F only.





Instruction Set Summary

| Mnemonics | Operands | Description | Operation | Flags | #Clocks |
|----------------|--------------------|--|---|------------|---------|
| ARITHMETIC AND | LOGIC INSTRUCTIONS | S | <u>'</u> | 1 | |
| ADD | Rd, Rr | Add two Registers | $Rd \leftarrow Rd + Rr$ | Z,C,N,V,H | 1 |
| ADC | Rd, Rr | Add with Carry two Registers | $Rd \leftarrow Rd + Rr + C$ | Z,C,N,V,H | 1 |
| ADIW | Rdl,K | Add Immediate to Word | Rdh:Rdl ← Rdh:Rdl + K | Z,C,N,V,S | 2 |
| SUB | Rd, Rr | Subtract two Registers | Rd ← Rd - Rr | Z,C,N,V,H | 1 |
| SUBI | Rd, K | Subtract Constant from Register | $Rd \leftarrow Rd - K$ | Z,C,N,V,H | 1 |
| SBC | Rd, Rr | Subtract with Carry two Registers | $Rd \leftarrow Rd - Rr - C$ | Z,C,N,V,H | 1 |
| SBCI | Rd, K | Subtract with Carry Constant from Reg. | $Rd \leftarrow Rd - K - C$ | Z,C,N,V,H | 1 |
| SBIW | Rdl,K | Subtract Immediate from Word | Rdh:Rdl ← Rdh:Rdl - K | Z,C,N,V,S | 2 |
| AND | Rd, Rr | Logical AND Registers | $Rd \leftarrow Rd \bullet Rr$ | Z,N,V | 1 |
| ANDI | Rd, K | Logical AND Register and Constant | $Rd \leftarrow Rd \bullet K$ | Z,N,V | 1 |
| OR | Rd, Rr | Logical OR Registers | $Rd \leftarrow Rd \ v \ Rr$ | Z,N,V | 1 |
| ORI | Rd, K | Logical OR Register and Constant | $Rd \leftarrow Rd \ v \ K$ | Z,N,V | 1 |
| EOR | Rd, Rr | Exclusive OR Registers | $Rd \leftarrow Rd \oplus Rr$ | Z,N,V | 1 |
| COM | Rd | One's Complement | $Rd \leftarrow \$FF - Rd$ | Z,C,N,V | 1 |
| NEG | Rd | Two's Complement | Rd ← \$00 – Rd | Z,C,N,V,H | 1 |
| SBR | Rd,K | Set Bit(s) in Register | $Rd \leftarrow Rd \vee K$ | Z,N,V | 1 |
| CBR | Rd,K | Clear Bit(s) in Register | $Rd \leftarrow Rd \bullet (\$FF - K)$ | Z,N,V | 1 |
| INC | Rd | Increment | Rd ← Rd + 1 | Z,N,V | 1 |
| DEC | Rd | Decrement | Rd ← Rd − 1 | Z,N,V | 1 |
| TST | Rd | Test for Zero or Minus | $Rd \leftarrow Rd \bullet Rd$ | Z,N,V | 1 |
| CLR | Rd | Clear Register | $Rd \leftarrow Rd \oplus Rd$ | Z,N,V | 1 |
| SER | Rd | Set Register | Rd ← \$FF | None | 1 |
| MUL | Rd, Rr | Multiply Unsigned | $R1:R0 \leftarrow Rd \times Rr$ | Z,C | 2 |
| MULS | Rd, Rr | Multiply Signed | $R1:R0 \leftarrow Rd \times Rr$ | Z,C | 2 |
| MULSU | Rd, Rr | Multiply Signed with Unsigned | $R1:R0 \leftarrow Rd \times Rr$ | Z,C | 2 |
| FMUL | Rd, Rr | Fractional Multiply Unsigned | R1:R0 ← (Rd x Rr) << 1 | Z,C | 2 |
| FMULS | Rd, Rr | Fractional Multiply Signed | R1:R0 ← (Rd x Rr) << 1 | Z,C | 2 |
| FMULSU | Rd, Rr | Fractional Multiply Signed with Unsigned | R1:R0 ← (Rd x Rr) << 1 | Z,C | 2 |
| BRANCH INSTRUC | TIONS | | | | |
| RJMP | k | Relative Jump | PC ← PC + k + 1 | None | 2 |
| IJMP | | Indirect Jump to (Z) | PC ← Z | None | 2 |
| JMP | k | Direct Jump | PC ← k | None | 3 |
| RCALL | k | Relative Subroutine Call | PC ← PC + k + 1 | None | 3 |
| ICALL | | Indirect Call to (Z) | PC ← Z | None | 3 |
| CALL | k | Direct Subroutine Call | PC ← k | None | 4 |
| RET | | Subroutine Return | PC ← STACK | None | 4 |
| RETI | | Interrupt Return | PC ← STACK | 1 | 4 |
| CPSE | Rd,Rr | Compare, Skip if Equal | if (Rd = Rr) PC ← PC + 2 or 3 | None | 1/2/3 |
| CP | Rd,Rr | Compare | Rd – Rr | Z, N,V,C,H | 1 |
| CPC | Rd,Rr | Compare with Carry | Rd – Rr – C | Z, N,V,C,H | 1 |
| CPI | Rd,K | Compare Register with Immediate | Rd – K | Z, N,V,C,H | 1 |
| SBRC | Rr, b | Skip if Bit in Register Cleared | if (Rr(b)=0) PC ← PC + 2 or 3 | None | 1/2/3 |
| SBRS | Rr, b | Skip if Bit in Register is Set | if (Rr(b)=1) PC ← PC + 2 or 3 | None | 1/2/3 |
| SBIC | P, b | Skip if Bit in I/O Register Cleared | if (P(b)=0) PC ← PC + 2 or 3 | None | 1/2/3 |
| SBIS | P, b | Skip if Bit in I/O Register is Set | if (P(b)=1) PC ← PC + 2 or 3 | None | 1/2/3 |
| BRBS | s, k | Branch if Status Flag Set | if (SREG(s) = 1) then PC←PC+k + 1 | None | 1/2 |
| BRBC | s, k | Branch if Status Flag Cleared | if (SREG(s) = 0) then PC←PC+k + 1 | None | 1/2 |
| BREQ | k | Branch if Equal | if (Z = 1) then PC ← PC + k + 1 | None | 1/2 |
| BRNE | k | Branch if Not Equal | if $(Z = 0)$ then $PC \leftarrow PC + k + 1$ | None | 1/2 |
| BRCS | k | Branch if Carry Set | if (C = 1) then PC ← PC + k + 1 | None | 1/2 |
| BRCC | k | Branch if Carry Cleared | if (C = 0) then PC ← PC + k + 1 | None | 1/2 |
| BRSH | k | Branch if Same or Higher | if (C = 0) then PC ← PC + k + 1 | None | 1/2 |
| BRLO | k | Branch if Lower | if (C = 1) then PC \leftarrow PC + k + 1 | None | 1/2 |
| BRMI | k | Branch if Minus | if (N = 1) then $PC \leftarrow PC + k + 1$ | None | |
| BRPL | k | Branch if Plus | if (N = 0) then PC ← PC + k + 1 | None | 1/2 |
| BRGE | k | Branch if Greater or Equal, Signed | if $(N \oplus V = 0)$ then $PC \leftarrow PC + k + 1$ | None | 1/2 |
| BRLT | k | Branch if Lets Than Zero, Signed | if $(N \oplus V = 1)$ then $PC \leftarrow PC + k + 1$ | None | |
| BRHS | k | Branch if Half Carry Flag Set | if (H = 1) then PC ← PC + k + 1 | None | 1/2 |
| DDLIC | k | Branch if Half Carry Flag Cleared | if (H = 0) then PC \leftarrow PC + k + 1 | None | 1/2 |
| BRHC | | B 1 17 F 0 1 | | | |
| BRTS | k | Branch if T Flag Set | if (T = 1) then PC ← PC + k + 1 | None | |
| BRTS BRTC | k | Branch if T Flag Cleared | if $(T = 0)$ then $PC \leftarrow PC + k + 1$ | None | 1/2 |
| BRTS | | · · | · · · · · | 1 | |

| BRIE | | | | | |
|---|---|---|---|--|---|
| | k | Branch if Interrupt Enabled | if (I = 1) then PC ← PC + k + 1 | None | 1/2 |
| BRID | k | Branch if Interrupt Disabled | if (I = 0) then PC \leftarrow PC + k + 1 | None | 1/2 |
| | ER INSTRUCTIONS | 1 | T | 1 | |
| MOV | Rd, Rr | Move Between Registers | Rd ← Rr Rd+1:Rd ← Rr+1:Rr | None | 1 |
| MOVW | Rd, Rr | Copy Register Word | | None | 1 |
| LDI | Rd, K | Load Immediate | Rd ← K | None | 1 |
| LD | Rd, X | Load Indirect | $Rd \leftarrow (X)$ | None | 2 |
| LD | Rd, X+ | Load Indirect and Post-Inc. | $Rd \leftarrow (X), X \leftarrow X + 1$ | None | 2 |
| LD | Rd, - X Rd, Y | Load Indirect and Pre-Dec. | $X \leftarrow X - 1, Rd \leftarrow (X)$ | None | 2 |
| LD | | Load Indirect | $Rd \leftarrow (Y)$ | None | + |
| LD | Rd, Y+ | Load Indirect and Pro Pro | $Rd \leftarrow (Y), Y \leftarrow Y + 1$ | None | 2 |
| LDD | Rd, - Y | Load Indirect and Pre-Dec. | $Y \leftarrow Y - 1, Rd \leftarrow (Y)$ | None | 2 |
| LD | Rd,Y+q Rd, Z | Load Indirect with Displacement Load Indirect | $Rd \leftarrow (Y + q)$ $Rd \leftarrow (Z)$ | None None | 2 |
| LD | Rd, Z+ | Load Indirect and Post-Inc. | $Rd \leftarrow (Z)$ $Rd \leftarrow (Z), Z \leftarrow Z+1$ | None | 2 |
| LD | Rd, -Z | Load Indirect and Pre-Dec. | $Z \leftarrow Z - 1$, $Rd \leftarrow (Z)$ | None | 2 |
| LDD | Rd, Z+q | Load Indirect with Displacement | $Rd \leftarrow (Z + q)$ | None | 2 |
| LDS | Rd, k | Load Direct from SRAM | $Rd \leftarrow (k)$ | None | 2 |
| ST | X, Rr | Store Indirect | $(X) \leftarrow Rr$ | None | 2 |
| ST | X+, Rr | Store Indirect and Post-Inc. | $(X) \leftarrow \operatorname{Rr}, X \leftarrow X + 1$ | None | 2 |
| ST | - X, Rr | Store Indirect and Pre-Dec. | $X \leftarrow X - 1, (X) \leftarrow Rr$ | None | 2 |
| ST | Y, Rr | Store Indirect | (Y) ← Rr | None | 2 |
| ST | Y+, Rr | Store Indirect and Post-Inc. | $(Y) \leftarrow Rr, Y \leftarrow Y + 1$ | None | 2 |
| ST | - Y, Rr | Store Indirect and Pre-Dec. | $Y \leftarrow Y - 1, (Y) \leftarrow Rr$ | None | 2 |
| STD | Y+q,Rr | Store Indirect with Displacement | (Y + q) ← Rr | None | 2 |
| ST | Z, Rr | Store Indirect | (Z) ← Rr | None | 2 |
| ST | Z+, Rr | Store Indirect and Post-Inc. | $(Z) \leftarrow Rr, Z \leftarrow Z + 1$ | None | 2 |
| ST | -Z, Rr | Store Indirect and Pre-Dec. | $Z \leftarrow Z - 1$, $(Z) \leftarrow Rr$ | None | 2 |
| STD | Z+q,Rr | Store Indirect with Displacement | $(Z + q) \leftarrow Rr$ | None | 2 |
| STS | k, Rr | Store Direct to SRAM | $(k) \leftarrow Rr$ | None | 2 |
| LPM | | Load Program Memory | R0 ← (Z) | None | 3 |
| LPM | Rd, Z | Load Program Memory | $Rd \leftarrow (Z)$ | None | 3 |
| LPM | Rd, Z+ | Load Program Memory and Post-Inc | $Rd \leftarrow (Z), Z \leftarrow Z+1$ | None | 3 |
| SPM | | Store Program Memory | (Z) ← R1:R0 | None | - |
| | D D | In Port | $Rd \leftarrow P$ | None | 1 |
| IN | Rd, P | III I OIL | Tiu ← I | | |
| OUT | P, Rr | Out Port | P ← Rr | None | 1 |
| | | | | | |
| OUT PUSH POP | P, Rr Rr Rd | Out Port | P ← Rr | None | 1 |
| OUT PUSH POP BIT AND BIT-TE | P, Rr Rr | Out Port Push Register on Stack | $P \leftarrow Rr$ $STACK \leftarrow Rr$ | None None | 1 2 |
| OUT PUSH POP | P, Rr Rr Rd | Out Port Push Register on Stack | $P \leftarrow Rr$ $STACK \leftarrow Rr$ | None None | 1 2 |
| OUT PUSH POP BIT AND BIT-TE SBI CBI | P, Rr Rr Rd EST INSTRUCTIONS P,b P,b | Out Port Push Register on Stack Pop Register from Stack Set Bit in I/O Register Clear Bit in I/O Register | $\begin{array}{c} P \leftarrow Rr \\ STACK \leftarrow Rr \\ Rd \leftarrow STACK \\ \\ I/O(P,b) \leftarrow 1 \\ I/O(P,b) \leftarrow 0 \end{array}$ | None None None None None | 1 2 2 2 |
| OUT PUSH POP BIT AND BIT-TE SBI CBI LSL | P, Rr Rr Rd EST INSTRUCTIONS P,b P,b Rd | Out Port Push Register on Stack Pop Register from Stack Set Bit in I/O Register Clear Bit in I/O Register Logical Shift Left | $\begin{array}{c} P \leftarrow Rr \\ STACK \leftarrow Rr \\ Rd \leftarrow STACK \\ \\ I/O(P,b) \leftarrow 1 \\ I/O(P,b) \leftarrow 0 \\ Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0 \end{array}$ | None None None None None Control None None None None | 1 2 2 2 2 1 |
| OUT PUSH POP BIT AND BIT-TE SBI CBI LSL LSR | P, Rr Rr Rd EST INSTRUCTIONS P,b P,b Rd Rd | Out Port Push Register on Stack Pop Register from Stack Set Bit in I/O Register Clear Bit in I/O Register Logical Shift Left Logical Shift Right | $\begin{array}{c} P \leftarrow Rr \\ STACK \leftarrow Rr \\ Rd \leftarrow STACK \\ \\ I/O(P,b) \leftarrow 1 \\ I/O(P,b) \leftarrow 0 \\ Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0 \\ Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0 \end{array}$ | None None None None None C,C,N,V Z,C,N,V | 1 2 2 2 1 1 1 |
| OUT PUSH POP BIT AND BIT-TE SBI CBI LSL LSR ROL | P, Rr Rr Rd EST INSTRUCTIONS P,b P,b Rd Rd Rd Rd | Out Port Push Register on Stack Pop Register from Stack Set Bit in I/O Register Clear Bit in I/O Register Logical Shift Left Logical Shift Right Rotate Left Through Carry | $\begin{array}{c} P \leftarrow Rr \\ STACK \leftarrow Rr \\ Rd \leftarrow STACK \\ \\ \emph{I/O}(P,b) \leftarrow 1 \\ \emph{I/O}(P,b) \leftarrow 0 \\ Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0 \\ Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0 \\ Rd(0) \leftarrow C, Rd(n+1) \leftarrow Rd(n), C \leftarrow Rd(7) \\ \end{array}$ | None None None None None C,C,N,V C,C,N,V C,C,N,V | 1 2 2 2 1 1 1 1 1 |
| OUT PUSH POP BIT AND BIT-TE SBI CBI LSL LSR ROL ROR | P, Rr Rr Rd EST INSTRUCTIONS P,b P,b Rd Rd Rd Rd Rd | Out Port Push Register on Stack Pop Register from Stack Set Bit in I/O Register Clear Bit in I/O Register Logical Shift Left Logical Shift Right Rotate Left Through Carry Rotate Right Through Carry | $\begin{array}{c} P \leftarrow Rr \\ STACK \leftarrow Rr \\ Rd \leftarrow STACK \\ \hline \\ \textit{WO}(P,b) \leftarrow 1 \\ \textit{WO}(P,b) \leftarrow 0 \\ Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0 \\ Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0 \\ Rd(0) \leftarrow C, Rd(n+1) \leftarrow Rd(n), C \leftarrow Rd(7) \\ Rd(7) \leftarrow C, Rd(n) \leftarrow Rd(n+1), C \leftarrow Rd(0) \\ \end{array}$ | None None None None None C,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V | 1 2 2 2 2 1 1 1 1 1 1 1 |
| OUT PUSH POP BIT AND BIT-TE SBI CBI LSL LSR ROL ROR ASR | P, Rr Rr Rd EST INSTRUCTIONS P,b P,b Rd Rd Rd Rd Rd Rd Rd Rd | Out Port Push Register on Stack Pop Register from Stack Set Bit in I/O Register Clear Bit in I/O Register Logical Shift Left Logical Shift Right Rotate Left Through Carry Rotate Right Through Carry Arithmetic Shift Right | $\begin{array}{c} P \leftarrow Rr \\ STACK \leftarrow Rr \\ Rd \leftarrow STACK \\ \hline \\ \textit{VO}(P,b) \leftarrow 1 \\ \textit{VO}(P,b) \leftarrow 0 \\ Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0 \\ Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0 \\ Rd(0) \leftarrow C, Rd(n+1) \leftarrow Rd(n), C \leftarrow Rd(7) \\ Rd(7) \leftarrow C, Rd(n) \leftarrow Rd(n+1), C \leftarrow Rd(0) \\ Rd(n) \leftarrow Rd(n+1), n=06 \\ \hline \end{array}$ | None None None None None None None Z,C,N,V Z,C,N | 1 2 2 2 2 1 1 1 1 1 1 1 1 1 1 1 |
| OUT PUSH POP BIT AND BIT-TE SBI CBI LSL LSR ROL ROR ASR SWAP | P, Rr Rd EST INSTRUCTIONS P,b P,b Rd | Out Port Push Register on Stack Pop Register from Stack Set Bit in I/O Register Clear Bit in I/O Register Logical Shift Left Logical Shift Right Rotate Left Through Carry Rotate Right Through Carry Arithmetic Shift Right Swap Nibbles | $\begin{array}{c} P \leftarrow Rr \\ STACK \leftarrow Rr \\ Rd \leftarrow STACK \\ \hline \\ \textit{VO}(P,b) \leftarrow 1 \\ \textit{VO}(P,b) \leftarrow 0 \\ Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0 \\ Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0 \\ Rd(0) \leftarrow C, Rd(n+1) \leftarrow Rd(n), C \leftarrow Rd(7) \\ Rd(7) \leftarrow C, Rd(n) \leftarrow Rd(n+1), C \leftarrow Rd(0) \\ Rd(n) \leftarrow Rd(n+1), n=06 \\ Rd(30) \leftarrow Rd(74), Rd(74) \leftarrow Rd(30) \\ \end{array}$ | None None None None None None None Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V None Non | 1 2 2 2 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 |
| OUT PUSH POP BIT AND BIT-TE SBI CBI LSL LSR ROL ROR ASR SWAP BSET | P, Rr Rr Rd EST INSTRUCTIONS P,b P,b Rd | Out Port Push Register on Stack Pop Register from Stack Set Bit in I/O Register Clear Bit in I/O Register Logical Shift Left Logical Shift Right Rotate Left Through Carry Rotate Right Through Carry Arithmetic Shift Right Swap Nibbles Flag Set | $\begin{array}{c} P \leftarrow Rr \\ STACK \leftarrow Rr \\ Rd \leftarrow STACK \\ \hline \\ VO(P,b) \leftarrow 1 \\ VO(P,b) \leftarrow 0 \\ Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0 \\ Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0 \\ Rd(0) \leftarrow C, Rd(n+1) \leftarrow Rd(n), C \leftarrow Rd(7) \\ Rd(7) \leftarrow C, Rd(n) \leftarrow Rd(n+1), C \leftarrow Rd(0) \\ Rd(n) \leftarrow Rd(n+1), n=0.6 \\ Rd(30) \leftarrow Rd(74), Rd(74) \leftarrow Rd(30) \\ SREG(s) \leftarrow 1 \\ \hline \end{array}$ | None None None None None None None Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V S,C,N,V S,C,N,V S,C,N,V S,C,N,V S,C,N,V S,C,N,V S,C,C,N,V S,C,C,C,N,V S,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C | 1 2 2 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 |
| OUT PUSH POP BIT AND BIT-TE SBI CBI LSL LSR ROL ROR ASR SWAP BSET BCLR | P, Rr Rr Rd EST INSTRUCTIONS P,b P,b Rd | Out Port Push Register on Stack Pop Register from Stack Set Bit in I/O Register Clear Bit in I/O Register Logical Shift Left Logical Shift Right Rotate Left Through Carry Rotate Right Through Carry Arithmetic Shift Right Swap Nibbles Flag Set Flag Clear | $\begin{array}{c} P \leftarrow Rr \\ STACK \leftarrow Rr \\ Rd \leftarrow STACK \\ \hline \\ I/O(P,b) \leftarrow 1 \\ I/O(P,b) \leftarrow 0 \\ Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0 \\ Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0 \\ Rd(0) \leftarrow C, Rd(n+1) \leftarrow Rd(n), C \leftarrow Rd(7) \\ Rd(7) \leftarrow C, Rd(n) \leftarrow Rd(n+1), C \leftarrow Rd(0) \\ Rd(n) \leftarrow Rd(n+1), n=0.6 \\ Rd(30) \leftarrow Rd(74), Rd(74) \leftarrow Rd(30) \\ SREG(s) \leftarrow 1 \\ SREG(s) \leftarrow 0 \end{array}$ | None None None None None None None None Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V None SREG(s) SREG(s) | 1 2 2 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 |
| OUT PUSH POP BIT AND BIT-TE SBI CBI LSL LSR ROL ROR ASR SWAP BSET BCLR BST | P, Rr Rr Rd EST INSTRUCTIONS P,b P,b Rd | Out Port Push Register on Stack Pop Register from Stack Set Bit in I/O Register Clear Bit in I/O Register Logical Shift Left Logical Shift Right Rotate Left Through Carry Rotate Right Through Carry Arithmetic Shift Right Swap Nibbles Flag Set Flag Clear Bit Store from Register to T | $\begin{array}{c} P \leftarrow Rr \\ STACK \leftarrow Rr \\ Rd \leftarrow STACK \\ \\ \hline \\ VO(P,b) \leftarrow 1 \\ VO(P,b) \leftarrow 0 \\ Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0 \\ Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0 \\ Rd(0) \leftarrow C, Rd(n+1) \leftarrow Rd(n), C \leftarrow Rd(7) \\ Rd(7) \leftarrow C, Rd(n) \leftarrow Rd(n+1), C \leftarrow Rd(0) \\ Rd(n) \leftarrow Rd(n+1), n=0.6 \\ Rd(30) \leftarrow Rd(74), Rd(74) \leftarrow Rd(30) \\ SREG(s) \leftarrow 1 \\ SREG(s) \leftarrow 0 \\ T \leftarrow Rr(b) \\ \end{array}$ | None None None None None None None None Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V None SREG(s) SREG(s) T | 1 2 2 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 |
| OUT PUSH POP BIT AND BIT-TE SBI CBI LSL LSR ROL ROR SWAP BSET BCLR BST BLD | P, Rr Rr Rd EST INSTRUCTIONS P,b P,b Rd | Out Port Push Register on Stack Pop Register from Stack Set Bit in I/O Register Clear Bit in I/O Register Logical Shift Left Logical Shift Right Rotate Left Through Carry Rotate Right Through Carry Arithmetic Shift Right Swap Nibbles Flag Set Flag Clear Bit Store from Register to T Bit load from T to Register | $\begin{array}{c} P \leftarrow Rr \\ STACK \leftarrow Rr \\ Rd \leftarrow STACK \\ \\ \hline \\ VO(P,b) \leftarrow 1 \\ VO(P,b) \leftarrow 0 \\ Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0 \\ Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0 \\ Rd(0) \leftarrow C, Rd(n+1) \leftarrow Rd(n), C \leftarrow Rd(7) \\ Rd(7) \leftarrow C, Rd(n) \leftarrow Rd(n+1), C \leftarrow Rd(0) \\ Rd(n) \leftarrow Rd(n+1), n=0.6 \\ Rd(30) \leftarrow Rd(74), Rd(74) \leftarrow Rd(30) \\ SREG(s) \leftarrow 1 \\ SREG(s) \leftarrow 0 \\ T \leftarrow Rr(b) \\ Rd(b) \leftarrow T \\ \end{array}$ | None None None None None None None None Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V None SREG(s) SREG(s) T None | 1 2 2 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 |
| OUT PUSH POP BIT AND BIT-TE SBI CBI LSL LSR ROL ROR SWAP BSET BCLR BST BLD SEC | P, Rr Rr Rd EST INSTRUCTIONS P,b P,b Rd | Out Port Push Register on Stack Pop Register from Stack Set Bit in I/O Register Clear Bit in I/O Register Logical Shift Left Logical Shift Right Rotate Left Through Carry Rotate Right Through Carry Arithmetic Shift Right Swap Nibbles Flag Set Flag Clear Bit Store from Register to T Bit load from T to Register Set Carry | $\begin{array}{c} P \leftarrow Rr \\ STACK \leftarrow Rr \\ Rd \leftarrow STACK \\ \hline \\ I/O(P,b) \leftarrow 1 \\ I/O(P,b) \leftarrow 0 \\ Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0 \\ Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0 \\ Rd(0) \leftarrow C, Rd(n+1) \leftarrow Rd(n), C \leftarrow Rd(7) \\ Rd(7) \leftarrow C, Rd(n) \leftarrow Rd(n+1), C \leftarrow Rd(0) \\ Rd(n) \leftarrow Rd(n+1), n=0.6 \\ Rd(30) \leftarrow Rd(74), Rd(74) \leftarrow Rd(30) \\ SREG(s) \leftarrow 1 \\ SREG(s) \leftarrow 0 \\ T \leftarrow Rr(b) \\ Rd(b) \leftarrow T \\ C \leftarrow 1 \\ \end{array}$ | None None None None None None None None Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V None SREG(s) SREG(s) T None C | 1 2 2 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 |
| OUT PUSH POP BIT AND BIT-TE SBI CBI LSL LSR ROL ROR ASR SWAP BSET BCLR BST BLD SEC CLC | P, Rr Rr Rd EST INSTRUCTIONS P,b P,b Rd | Out Port Push Register on Stack Pop Register from Stack Set Bit in I/O Register Clear Bit in I/O Register Logical Shift Left Logical Shift Right Rotate Left Through Carry Rotate Right Through Carry Arithmetic Shift Right Swap Nibbles Flag Set Flag Clear Bit Store from Register to T Bit load from T to Register Set Carry Clear Carry | $\begin{array}{c} P \leftarrow Rr \\ STACK \leftarrow Rr \\ Rd \leftarrow STACK \\ \hline \\ VO(P,b) \leftarrow 1 \\ VO(P,b) \leftarrow 0 \\ Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0 \\ Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0 \\ Rd(0) \leftarrow C, Rd(n+1) \leftarrow Rd(n), C \leftarrow Rd(7) \\ Rd(7) \leftarrow C, Rd(n) \leftarrow Rd(n+1), C \leftarrow Rd(0) \\ Rd(n) \leftarrow Rd(n+1), n=06 \\ Rd(30) \leftarrow Rd(74), Rd(74) \leftarrow Rd(30) \\ SREG(s) \leftarrow 1 \\ SREG(s) \leftarrow 0 \\ T \leftarrow Rr(b) \\ Rd(b) \leftarrow T \\ C \leftarrow 1 \\ C \leftarrow 0 \\ \end{array}$ | None None None None None None None None Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V None SREG(s) SREG(s) T None C C C C C None None C C C None C None C C C None None None C C C None None None None C C C None | 1 2 2 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 |
| OUT PUSH POP BIT AND BIT-TE SBI CBI LSL LSR ROL ROR ASR SWAP BSET BCLR BST BLD SEC CLC SEN | P, Rr Rr Rd EST INSTRUCTIONS P,b P,b Rd | Out Port Push Register on Stack Pop Register from Stack Set Bit in I/O Register Clear Bit in I/O Register Logical Shift Left Logical Shift Right Rotate Left Through Carry Rotate Right Through Carry Arithmetic Shift Right Swap Nibbles Flag Set Flag Clear Bit Store from Register to T Bit load from T to Register Set Carry Clear Carry Set Negative Flag | $\begin{array}{c} P \leftarrow Rr \\ STACK \leftarrow Rr \\ Rd \leftarrow STACK \\ \hline \\ I/O(P,b) \leftarrow 1 \\ I/O(P,b) \leftarrow 0 \\ Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0 \\ Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0 \\ Rd(0) \leftarrow C, Rd(n+1) \leftarrow Rd(n), C \leftarrow Rd(7) \\ Rd(7) \leftarrow C, Rd(n) \leftarrow Rd(n+1), C \leftarrow Rd(0) \\ Rd(n) \leftarrow Rd(n+1), n=0.6 \\ Rd(30) \leftarrow Rd(7.4), Rd(74) \leftarrow Rd(30) \\ SREG(s) \leftarrow 1 \\ SREG(s) \leftarrow 0 \\ T \leftarrow Rr(b) \\ Rd(b) \leftarrow T \\ C \leftarrow 1 \\ C \leftarrow 0 \\ N \leftarrow 1 \\ \hline \end{array}$ | None | 1 2 2 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 |
| OUT PUSH POP BIT AND BIT-TE SBI CBI LSL LSR ROL ROR ASR SWAP BSET BCLR BST BLD SEC CLC SEN CLN | P, Rr Rr Rd EST INSTRUCTIONS P,b P,b Rd | Out Port Push Register on Stack Pop Register from Stack Set Bit in I/O Register Clear Bit in I/O Register Logical Shift Left Logical Shift Right Rotate Left Through Carry Rotate Right Through Carry Arithmetic Shift Right Swap Nibbles Flag Set Flag Clear Bit Store from Register to T Bit load from T to Register Set Carry Clear Carry Set Negative Flag Clear Negative Flag Clear Negative Flag | $\begin{array}{c} P \leftarrow Rr \\ STACK \leftarrow Rr \\ Rd \leftarrow STACK \\ \hline \\ I/O(P,b) \leftarrow 1 \\ I/O(P,b) \leftarrow 0 \\ Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0 \\ Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0 \\ Rd(0) \leftarrow C, Rd(n+1) \leftarrow Rd(n), C \leftarrow Rd(7) \\ Rd(7) \leftarrow C, Rd(n) \leftarrow Rd(n+1), C \leftarrow Rd(0) \\ Rd(n) \leftarrow Rd(n+1), n=0.6 \\ Rd(30) \leftarrow Rd(74), Rd(74) \leftarrow Rd(30) \\ SREG(s) \leftarrow 1 \\ SREG(s) \leftarrow 0 \\ T \leftarrow Rr(b) \\ Rd(b) \leftarrow T \\ C \leftarrow 1 \\ C \leftarrow 0 \\ N \leftarrow 1 \\ N \leftarrow 0 \\ \end{array}$ | None | 1 2 2 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 |
| OUT PUSH POP BIT AND BIT-TE SBI CBI LSL LSR ROL ROR ASR SWAP BSET BCLR BST BLD SEC CLC SEN CLN SEZ | P, Rr Rr Rd EST INSTRUCTIONS P,b P,b Rd | Out Port Push Register on Stack Pop Register from Stack Set Bit in I/O Register Clear Bit in I/O Register Logical Shift Left Logical Shift Right Rotate Left Through Carry Rotate Right Through Carry Arithmetic Shift Right Swap Nibbles Flag Set Flag Clear Bit Store from Register to T Bit load from T to Register Set Carry Clear Carry Set Negative Flag Clear Negative Flag Clear Negative Flag Set Zero Flag | $\begin{array}{c} P \leftarrow Rr \\ STACK \leftarrow Rr \\ Rd \leftarrow STACK \\ \hline \\ I/O(P,b) \leftarrow 1 \\ I/O(P,b) \leftarrow 0 \\ Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0 \\ Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0 \\ Rd(0) \leftarrow C, Rd(n+1) \leftarrow Rd(n), C \leftarrow Rd(7) \\ Rd(7) \leftarrow C, Rd(n) \leftarrow Rd(n+1), C \leftarrow Rd(0) \\ Rd(n) \leftarrow Rd(n+1), n=0.6 \\ Rd(30) \leftarrow Rd(74), Rd(74) \leftarrow Rd(30) \\ SREG(s) \leftarrow 1 \\ SREG(s) \leftarrow 0 \\ T \leftarrow Rr(b) \\ Rd(b) \leftarrow T \\ C \leftarrow 1 \\ C \leftarrow 0 \\ N \leftarrow 1 \\ N \leftarrow 0 \\ Z \leftarrow 1 \\ \end{array}$ | None | 1 2 2 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 |
| OUT PUSH POP BIT AND BIT-TE SBI CBI LSL LSR ROL ROR ASR SWAP BSET BCLR BST BLD SEC CLC SEN CLN SEZ CLZ | P, Rr Rr Rd EST INSTRUCTIONS P,b P,b Rd | Out Port Push Register on Stack Pop Register from Stack Set Bit in I/O Register Clear Bit in I/O Register Logical Shift Left Logical Shift Right Rotate Left Through Carry Rotate Right Through Carry Arithmetic Shift Right Swap Nibbles Flag Set Flag Clear Bit Store from Register to T Bit load from T to Register Set Carry Clear Carry Set Negative Flag Clear Negative Flag Clear Set Zero Flag Clear Zero Flag Clear Zero Flag | $\begin{array}{c} P \leftarrow Rr \\ STACK \leftarrow Rr \\ Rd \leftarrow STACK \\ \hline \\ I/O(P,b) \leftarrow 1 \\ I/O(P,b) \leftarrow 0 \\ Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0 \\ Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0 \\ Rd(0) \leftarrow C, Rd(n+1) \leftarrow Rd(n), C \leftarrow Rd(7) \\ Rd(7) \leftarrow C, Rd(n) \leftarrow Rd(n+1), C \leftarrow Rd(0) \\ Rd(n) \leftarrow Rd(n+1), n=0.6 \\ Rd(30) \leftarrow Rd(74), Rd(74) \leftarrow Rd(30) \\ SREG(s) \leftarrow 1 \\ SREG(s) \leftarrow 0 \\ T \leftarrow Rr(b) \\ Rd(b) \leftarrow T \\ C \leftarrow 1 \\ C \leftarrow 0 \\ N \leftarrow 1 \\ N \leftarrow 0 \\ Z \leftarrow 1 \\ Z \leftarrow 0 \\ \end{array}$ | None | 1 2 2 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 |
| OUT PUSH POP BIT AND BIT-TE SBI CBI LSL LSR ROL ROR ASR SWAP BSET BCLR BST BLD SEC CLC SEN CLN SEZ CLZ SEI | P, Rr Rr Rd EST INSTRUCTIONS P,b P,b Rd | Out Port Push Register on Stack Pop Register from Stack Set Bit in I/O Register Clear Bit in I/O Register Logical Shift Left Logical Shift Right Rotate Left Through Carry Rotate Right Through Carry Arithmetic Shift Right Swap Nibbles Flag Set Flag Clear Bit Store from Register to T Bit load from T to Register Set Carry Clear Carry Set Negative Flag Clear Negative Flag Clear Set Zero Flag Clear Zero Flag Global Interrupt Enable | $\begin{array}{c} P \leftarrow Rr \\ STACK \leftarrow Rr \\ Rd \leftarrow STACK \\ \hline \\ I/O(P,b) \leftarrow 1 \\ I/O(P,b) \leftarrow 0 \\ Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0 \\ Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0 \\ Rd(0) \leftarrow C, Rd(n+1) \leftarrow Rd(n), C \leftarrow Rd(7) \\ Rd(7) \leftarrow C, Rd(n) \leftarrow Rd(n+1), C \leftarrow Rd(0) \\ Rd(n) \leftarrow Rd(n+1), n=06 \\ Rd(30) \leftarrow Rd(74), Rd(74) \leftarrow Rd(30) \\ SREG(s) \leftarrow 1 \\ SREG(s) \leftarrow 1 \\ SREG(s) \leftarrow 0 \\ T \leftarrow Rr(b) \\ Rd(b) \leftarrow T \\ C \leftarrow 1 \\ C \leftarrow 0 \\ N \leftarrow 1 \\ N \leftarrow 0 \\ Z \leftarrow 1 \\ Z \leftarrow 0 \\ I \leftarrow 1 \\ \end{array}$ | None | 1 2 2 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 |
| OUT PUSH POP BIT AND BIT-TE SBI CBI LSL LSR ROL ROR ASR SWAP BSET BCLR BST BLD SEC CLC SEN CLN SEZ CLZ SEI CLI | P, Rr Rr Rd EST INSTRUCTIONS P,b P,b Rd | Out Port Push Register on Stack Pop Register from Stack Set Bit in I/O Register Clear Bit in I/O Register Logical Shift Left Logical Shift Right Rotate Left Through Carry Rotate Right Through Carry Arithmetic Shift Right Swap Nibbles Flag Set Flag Clear Bit Store from Register to T Bit load from T to Register Set Carry Clear Carry Set Negative Flag Clear Negative Flag Set Zero Flag Clear Zero Flag Global Interrupt Enable Global Interrupt Disable | $\begin{array}{c} P \leftarrow Rr \\ STACK \leftarrow Rr \\ Rd \leftarrow STACK \\ \\ \hline \\ I/O(P,b) \leftarrow 1 \\ I/O(P,b) \leftarrow 0 \\ Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0 \\ Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0 \\ Rd(0) \leftarrow C, Rd(n+1) \leftarrow Rd(n), C \leftarrow Rd(7) \\ Rd(7) \leftarrow C, Rd(n) \leftarrow Rd(n+1), C \leftarrow Rd(0) \\ Rd(n) \leftarrow Rd(n+1), n=06 \\ Rd(30) \leftarrow Rd(74), Rd(74) \leftarrow Rd(30) \\ SREG(s) \leftarrow 1 \\ SREG(s) \leftarrow 1 \\ SREG(s) \leftarrow 0 \\ T \leftarrow Rr(b) \\ Rd(b) \leftarrow T \\ C \leftarrow 1 \\ C \leftarrow 0 \\ N \leftarrow 1 \\ N \leftarrow 0 \\ Z \leftarrow 1 \\ Z \leftarrow 0 \\ I \leftarrow 1 \\ I \leftarrow 0 \\ \end{array}$ | None | 1 2 2 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 |
| OUT PUSH POP BIT AND BIT-TE SBI CBI LSL LSR ROL ASR SWAP BSET BCLR BST BLD SEC CLC SEN CLN SEZ CLL SEZ CLI SES | P, Rr Rr Rd EST INSTRUCTIONS P,b P,b Rd | Out Port Push Register on Stack Pop Register from Stack Set Bit in I/O Register Clear Bit in I/O Register Logical Shift Left Logical Shift Right Rotate Left Through Carry Rotate Right Through Carry Arithmetic Shift Right Swap Nibbles Flag Set Flag Clear Bit Store from Register to T Bit load from T to Register Set Carry Clear Carry Set Negative Flag Clear Negative Flag Clear Negative Flag Clear Zero Flag Global Interrupt Enable Global Interrupt Disable Set Signed Test Flag | $\begin{array}{c} P \leftarrow Rr \\ STACK \leftarrow Rr \\ Rd \leftarrow STACK \\ \hline \\ Rd \leftarrow STACK \\ \hline \\ VO(P,b) \leftarrow 1 \\ VO(P,b) \leftarrow 0 \\ Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0 \\ Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0 \\ Rd(0) \leftarrow C,Rd(n+1) \leftarrow Rd(n), C \leftarrow Rd(7) \\ Rd(7) \leftarrow Rd(n) \leftarrow Rd(n+1), C \leftarrow Rd(0) \\ Rd(n) \leftarrow Rd(n) \leftarrow Rd(n+1), n = 0.6 \\ Rd(30) \leftarrow Rd(74), Rd(74) \leftarrow Rd(30) \\ SREG(s) \leftarrow 1 \\ SREG(s) \leftarrow 0 \\ T \leftarrow Rr(b) \\ Rd(b) \leftarrow T \\ C \leftarrow 1 \\ C \leftarrow 0 \\ N \leftarrow 1 \\ C \leftarrow 0 \\ C \leftarrow 0 \\ I \leftarrow 1 \\ I \leftarrow 0 \\ S \leftarrow 1 \\ \hline \end{array}$ | None | 1 2 2 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 |
| OUT PUSH POP BIT AND BIT-TE SBI CBI LSL LSR ROL ASR SWAP BSET BCLR BST BLD SEC CLC SEN CLN SEZ CLL SEZ CLI SES CLS | P, Rr Rr Rd EST INSTRUCTIONS P,b P,b Rd | Out Port Push Register on Stack Pop Register from Stack Set Bit in I/O Register Clear Bit in I/O Register Logical Shift Left Logical Shift Right Rotate Left Through Carry Rotate Right Through Carry Arithmetic Shift Right Swap Nibbles Flag Set Flag Clear Bit Store from Register to T Bit load from T to Register Set Carry Clear Carry Set Negative Flag Clear Negative Flag Clear Negative Flag Global Interrupt Enable Global Interrupt Disable Set Signed Test Flag Clear Signed Test Flag Clear Signed Test Flag Clear Signed Test Flag | $\begin{array}{c} P \leftarrow Rr \\ STACK \leftarrow Rr \\ Rd \leftarrow STACK \\ \hline \\ Rd \leftarrow STACK \\ \hline \\ VO(P,b) \leftarrow 1 \\ VO(P,b) \leftarrow 0 \\ Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0 \\ Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0 \\ Rd(0) \leftarrow C,Rd(n+1) \leftarrow Rd(n), C \leftarrow Rd(7) \\ Rd(7) \leftarrow Rd(n) \leftarrow Rd(n+1), C \leftarrow Rd(0) \\ Rd(n) \leftarrow Rd(n) \leftarrow Rd(n+1), n=0.6 \\ Rd(30) \leftarrow Rd(74), Rd(74) \leftarrow Rd(30) \\ SREG(s) \leftarrow 1 \\ SREG(s) \leftarrow 0 \\ T \leftarrow Rr(b) \\ Rd(b) \leftarrow T \\ C \leftarrow 1 \\ C \leftarrow 0 \\ N \leftarrow 1 \\ C \leftarrow 0 \\ C \leftarrow 1 \\ C \leftarrow 0 \\ C \leftarrow 0 \\ C \leftarrow 1 \\ C \leftarrow 0 \\ C \leftarrow 0 \\ C \leftarrow 1 \\ C \leftarrow 1$ | None | 1 2 2 2 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 |
| OUT PUSH POP BIT AND BIT-TE SBI CBI LSL LSR ROL ROR ASR SWAP BSET BCLR BST BLD SEC CLC SEN CLN SEZ CLZ SEI CLI SES CLS SES CLS SES | P, Rr Rr Rd EST INSTRUCTIONS P,b P,b Rd | Out Port Push Register on Stack Pop Register from Stack Set Bit in I/O Register Clear Bit in I/O Register Logical Shift Left Logical Shift Right Rotate Left Through Carry Rotate Right Through Carry Arithmetic Shift Right Swap Nibbles Flag Set Flag Clear Bit Store from Register to T Bit load from T to Register Set Carry Clear Carry Set Negative Flag Clear Negative Flag Clear Set Zero Flag Global Interrupt Enable Global Interrupt Disable Set Signed Test Flag Clear Signed Test Flag Clear Signed Test Flag Set Twos Complement Overflow. | $\begin{array}{c} P \leftarrow Rr \\ STACK \leftarrow Rr \\ Rd \leftarrow STACK \\ \hline \\ VO(P,b) \leftarrow 1 \\ VO(P,b) \leftarrow 0 \\ Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0 \\ Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0 \\ Rd(0) \leftarrow C, Rd(n+1) \leftarrow Rd(n), C \leftarrow Rd(7) \\ Rd(7) \leftarrow C, Rd(n) \leftarrow Rd(n+1), C \leftarrow Rd(0) \\ Rd(n) \leftarrow Rd(n+1), n=0.6 \\ Rd(30) \leftarrow Rd(74), Rd(74) \leftarrow Rd(30) \\ SREG(s) \leftarrow 1 \\ SREG(s) \leftarrow 0 \\ T \leftarrow Rr(b) \\ Rd(b) \leftarrow T \\ C \leftarrow 1 \\ C \leftarrow 0 \\ N \leftarrow 1 \\ X \leftarrow 0 \\ I \leftarrow 1 \\ I \leftarrow 0 \\ S \leftarrow 1 \\ S \leftarrow 0 \\ V \leftarrow 1 \\ \hline \end{array}$ | None | 1 2 2 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 |
| OUT PUSH POP BIT AND BIT-TE SBI CBI LSL LSR ROL ROR BSET BCLR BST BLD SEC CLC SEN CLN SEZ CLZ SEI CLI SES CLI | P, Rr Rr Rd EST INSTRUCTIONS P,b P,b Rd | Out Port Push Register on Stack Pop Register from Stack Set Bit in I/O Register Clear Bit in I/O Register Logical Shift Left Logical Shift Right Rotate Left Through Carry Rotate Right Through Carry Arithmetic Shift Right Swap Nibbles Flag Set Flag Clear Bit Store from Register to T Bit load from T to Register Set Carry Clear Carry Set Negative Flag Clear Negative Flag Clear Set Zero Flag Global Interrupt Enable Global Interrupt Enable Set Signed Test Flag Clear Signed Test Flag Set Twos Complement Overflow. Clear Twos Complement Overflow | $\begin{array}{c} P \leftarrow Rr \\ STACK \leftarrow Rr \\ Rd \leftarrow STACK \\ \hline \\ VO(P,b) \leftarrow 1 \\ VO(P,b) \leftarrow 0 \\ Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0 \\ Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0 \\ Rd(0) \leftarrow C, Rd(n+1) \leftarrow Rd(n), C \leftarrow Rd(7) \\ Rd(7) \leftarrow C, Rd(n) \leftarrow Rd(n+1), C \leftarrow Rd(0) \\ Rd(n) \leftarrow Rd(n+1), n=0.6 \\ Rd(30) \leftarrow Rd(74), Rd(74) \leftarrow Rd(30) \\ SREG(s) \leftarrow 1 \\ SREG(s) \leftarrow 0 \\ T \leftarrow Rr(b) \\ Rd(b) \leftarrow T \\ C \leftarrow 1 \\ C \leftarrow 0 \\ N \leftarrow 1 \\ C \leftarrow 0 \\ I \leftarrow 1 \\ I \leftarrow 0 \\ S \leftarrow 1 \\ S \leftarrow 0 \\ V \leftarrow 1 \\ V \leftarrow 0 \\ \hline \end{array}$ | None | 1 2 2 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 |
| OUT PUSH POP BIT AND BIT-TE SBI CBI LSL LSR ROL ROR SSET BCLR BST BLD SEC CLC SEN CLN SES CLZ SEI CLI SES CLZ SEI CLI SES SEV CLV SET | P, Rr Rr Rd EST INSTRUCTIONS P,b P,b Rd | Out Port Push Register on Stack Pop Register from Stack Set Bit in I/O Register Clear Bit in I/O Register Logical Shift Left Logical Shift Right Rotate Left Through Carry Rotate Right Through Carry Arithmetic Shift Right Swap Nibbles Flag Set Flag Clear Bit Store from Register to T Bit load from T to Register Set Carry Clear Carry Set Negative Flag Clear Negative Flag Clear Set Zero Flag Global Interrupt Enable Global Interrupt Disable Set Signed Test Flag Set Twos Complement Overflow Clear Twos Complement Overflow Set T in SREG | $\begin{array}{c} P \leftarrow Rr \\ STACK \leftarrow Rr \\ Rd \leftarrow STACK \\ \hline \\ VO(P,b) \leftarrow 1 \\ VO(P,b) \leftarrow 0 \\ Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0 \\ Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0 \\ Rd(0) \leftarrow C, Rd(n+1) \leftarrow Rd(n), C \leftarrow Rd(7) \\ Rd(7) \leftarrow C, Rd(n) \leftarrow Rd(n+1), C \leftarrow Rd(0) \\ Rd(1) \leftarrow Rd(n+1), n=0.6 \\ Rd(3.0) \leftarrow Rd(7.4), Rd(74) \leftarrow Rd(30) \\ SREG(s) \leftarrow 1 \\ SREG(s) \leftarrow 0 \\ T \leftarrow Rr(b) \\ Rd(b) \leftarrow T \\ C \leftarrow 1 \\ C \leftarrow 0 \\ N \leftarrow 1 \\ C \leftarrow 0 \\ I \leftarrow 1 \\ I \leftarrow 0 \\ S \leftarrow 1 \\ S \leftarrow 0 \\ V \leftarrow 1 \\ V \leftarrow 0 \\ T \leftarrow 1 \\ \hline \end{array}$ | None | 1 2 2 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 |
| OUT PUSH POP BIT AND BIT-TE SBI CBI LSL LSR ROL ROR ASR SWAP BSET BCLR BST BLD SEC CLC SEN CLN SEZ CLZ SEI CLI SES CLI SET CLI CLI | P, Rr Rr Rd EST INSTRUCTIONS P,b P,b Rd | Out Port Push Register on Stack Pop Register from Stack Set Bit in I/O Register Clear Bit in I/O Register Logical Shift Left Logical Shift Right Rotate Left Through Carry Rotate Right Through Carry Arithmetic Shift Right Swap Nibbles Flag Set Flag Clear Bit Store from Register to T Bit load from T to Register Set Carry Clear Carry Set Negative Flag Clear Negative Flag Clear Negative Flag Set Zero Flag Global Interrupt Enable Global Interrupt Disable Set Signed Test Flag Set Twos Complement Overflow Clear Twos Complement Overflow Set T in SREG Clear T in SREG | $\begin{array}{c} P \leftarrow Rr \\ STACK \leftarrow Rr \\ Rd \leftarrow STACK \\ \hline \\ VO(P,b) \leftarrow 1 \\ VO(P,b) \leftarrow 0 \\ Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0 \\ Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0 \\ Rd(0) \leftarrow C, Rd(n+1) \leftarrow Rd(n), C \leftarrow Rd(7) \\ Rd(7) \leftarrow C, Rd(n) \leftarrow Rd(n+1), C \leftarrow Rd(0) \\ Rd(n) \leftarrow Rd(n+1), n=0.6 \\ Rd(30) \leftarrow Rd(74), Rd(74) \leftarrow Rd(30) \\ SREG(s) \leftarrow 1 \\ SREG(s) \leftarrow 0 \\ T \leftarrow Rr(b) \\ Rd(b) \leftarrow T \\ C \leftarrow 1 \\ C \leftarrow 0 \\ N \leftarrow 1 \\ N \leftarrow 0 \\ Z \leftarrow 1 \\ Z \leftarrow 0 \\ I \leftarrow 1 \\ I \leftarrow 0 \\ S \leftarrow 1 \\ S \leftarrow 0 \\ V \leftarrow 1 \\ V \leftarrow 0 \\ T \leftarrow 1 \\ T \leftarrow 0 \\ \end{array}$ | None | 1 2 2 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 |
| OUT PUSH POP BIT AND BIT-TE SBI CBI LSL LSR ROL ROR SSET BCLR BST BLD SEC CLC SEN CLN SES CLZ SEI CLI SES CLZ SEI CLI SES SEV CLV SET | P, Rr Rr Rd EST INSTRUCTIONS P,b P,b Rd | Out Port Push Register on Stack Pop Register from Stack Set Bit in I/O Register Clear Bit in I/O Register Logical Shift Left Logical Shift Right Rotate Left Through Carry Rotate Right Through Carry Arithmetic Shift Right Swap Nibbles Flag Set Flag Clear Bit Store from Register to T Bit load from T to Register Set Carry Clear Carry Set Negative Flag Clear Negative Flag Clear Set Zero Flag Global Interrupt Enable Global Interrupt Disable Set Signed Test Flag Set Twos Complement Overflow Clear Twos Complement Overflow Set T in SREG | $\begin{array}{c} P \leftarrow Rr \\ STACK \leftarrow Rr \\ Rd \leftarrow STACK \\ \hline \\ VO(P,b) \leftarrow 1 \\ VO(P,b) \leftarrow 0 \\ Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0 \\ Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0 \\ Rd(0) \leftarrow C, Rd(n+1) \leftarrow Rd(n), C \leftarrow Rd(7) \\ Rd(7) \leftarrow C, Rd(n) \leftarrow Rd(n+1), C \leftarrow Rd(0) \\ Rd(1) \leftarrow Rd(n+1), n=0.6 \\ Rd(3.0) \leftarrow Rd(7.4), Rd(74) \leftarrow Rd(30) \\ SREG(s) \leftarrow 1 \\ SREG(s) \leftarrow 0 \\ T \leftarrow Rr(b) \\ Rd(b) \leftarrow T \\ C \leftarrow 1 \\ C \leftarrow 0 \\ N \leftarrow 1 \\ C \leftarrow 0 \\ I \leftarrow 1 \\ I \leftarrow 0 \\ S \leftarrow 1 \\ S \leftarrow 0 \\ V \leftarrow 1 \\ V \leftarrow 0 \\ T \leftarrow 1 \\ \hline \end{array}$ | None | 1 2 2 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 |





| NOP | No Operation | | None | 1 |
|-------|----------------|--|------|---|
| SLEEP | Sleep | (see specific descr. for Sleep function) | None | 1 |
| WDR | Watchdog Reset | (see specific descr. for WDR/timer) | None | 1 |

Ordering Information⁽¹⁾

| Speed (MHz) | Power Supply | Ordering Code | Package | Operation Range |
|-------------|--------------|-----------------|---------|-----------------|
| 8 | 2.7 - 5.5V | ATmega8515L-8AC | 44A | Commercial |
| | | ATmega8515L-8PC | 40P6 | (0°C to 70°C) |
| | | ATmega8515L-8JC | 44J | |
| | | ATmega8515L-8MC | 44M1 | |
| | | ATmega8515L-8AI | 44A | Industrial |
| | | ATmega8515L-8PI | 40P6 | (-40°C to 85°C) |
| | | ATmega8515L-8JI | 44J | |
| | | ATmega8515L-8MI | 44M1 | |
| 16 | 4.5 - 5.5V | ATmega8515-16AC | 44A | Commercial |
| | | ATmega8515-16PC | 40P6 | (0°C to 70°C) |
| | | ATmega8515-16JC | 44J | |
| | | ATmega8515-16MC | 44M1 | |
| | | ATmega8515-16AI | 44A | Industrial |
| | | ATmega8515-16PI | 40P6 | (-40°C to 85°C) |
| | | ATmega8515-16JI | 44J | |
| | | ATmega8515-16MI | 44M1 | |

Note: 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.

| Package Type | | | | |
|--------------|---|--|--|--|
| 44A | 44-lead, Thin (1.0 mm) Plastic Gull Wing Quad Flat Package (TQFP) | | | |
| 40P6 | 40-lead, 0.600" Wide, Plastic Dual Inline Package (PDIP) | | | |
| 44J | 44-lead, Plastic J-Leaded Chip Carrier (PLCC) | | | |
| 44M1 | 44-pad, 7 x 7 x 1.0 mm body, lead pitch 0.50 mm, Micro Lead Frame Package (MLF) | | | |







Packaging Information

44A

44-lead, Thin (1.0mm) Plastic Quad Flat Package (TQFP), 10x10mm body, 2.0mm footprint, 0.8mm pitch. Dimension in Millimeters and (Inches)*
JEDEC STANDARD MS-026 ACB







*Controlling dimension: millimetter


REV. A 04/11/2001

40P6

40-lead, Plastic Dual Inline Parkage (PDIP), 0.600" wide Demension in Millimeters and (Inches)* JEDEC STANDARD MS-011 AC







*Controlling dimension: Inches


REV. A 04/11/2001





44J


44J, 44-lead, Plastic J-leaded Chip Carrier (PLCC) Dimensions in Milimeters and (Inches)*
JEDEC STANDARD MS-018 AC



*Controlling dimensions: Inches

REV. A 04/11/2001

44M1







Atmel Headquarters

Corporate Headquarters 2325 Orchard Parkway San Jose, CA 95131 TEL 1(408) 441-0311 FAX 1(408) 487-2600

Europe

Atmel Sarl Route des Arsenaux 41 Case Postale 80 CH-1705 Fribourg Switzerland TEL (41) 26-426-5555 FAX (41) 26-426-5500

Asia

Atmel Asia, Ltd. Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimhatsui East Kowloon Hong Kong TEL (852) 2721-9778 FAX (852) 2722-1369

Japan

Atmel Japan K.K. 9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan TEL (81) 3-3523-3551 FAX (81) 3-3523-7581

Atmel Operations

Memory

Atmel Corporate 2325 Orchard Parkway San Jose, CA 95131 TEL 1(408) 441-0311 FAX 1(408) 436-4314

Microcontrollers

Atmel Corporate 2325 Orchard Parkway San Jose, CA 95131 TEL 1(408) 441-0311 FAX 1(408) 436-4314

Atmel Nantes La Chantrerie BP 70602 44306 Nantes Cedex 3, France TEL (33) 2-40-18-18-18 FAX (33) 2-40-18-19-60

ASIC/ASSP/Smart Cards

Atmel Rousset Zone Industrielle 13106 Rousset Cedex, France TEL (33) 4-42-53-60-00 FAX (33) 4-42-53-60-01

Atmel Colorado Springs 1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 TEL 1(719) 576-3300 FAX 1(719) 540-1759

Atmel Smart Card ICs Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland TEL (44) 1355-803-000 FAX (44) 1355-242-743 RF/Automotive
Atmel Heilbronn
Theresienstrasse 2
Postfach 3535
74025 Heilbronn, Germany
TEL (49) 71-31-67-0

FAX (49) 71-31-67-2340

Atmel Colorado Springs 1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 TEL 1(719) 576-3300 FAX 1(719) 540-1759

Biometrics/Imaging/Hi-Rel MPU/ High Speed Converters/RF Datacom Atmel Grenoble Avenue de Rochepleine BP 123 38521 Saint-Egreve Cedex, France TEL (33) 4-76-58-30-00 FAX (33) 4-76-58-34-80

e-mail literature@atmel.com

Web Site http://www.atmel.com

© Atmel Corporation 2002.

Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems.

ATMEL® and AVR® are the registered trademarks of Atmel.

Other terms and product names may be the trademarks of others.

